

Foxconn C51GM06


Fab :A

nVIDIA C51G (A01) + MCP51 (A01) Chipset for AMD M2 CPU


(Nov./23/2005)

| PAGE | CONTENT | PAGE | CONTENT |
|------|----------------------------|------|---------------------------------|
| 1 | 01. COVER | 25 | 25. PLT / COM |
| 2 | 02. BLOCK DIAGRAM | 26 | 26. FAN / HARDWARE MONITOR /VID |
| 3 | 03. RESET MAP | 27 | 27. USB CONNECTORS |
| 4 | 04. CLOCK DISTRIBUTION | 28 | 28. FLASH / PWRGD SKT |
| 5 | 05. PCI DEVICE / VID TABLE | 29 | 29. PWR CONN / FNT PNL / VBAT |
| 6 | 06. M2-1 Hyper Transport | 30 | 30. ACPI VREG |
| 7 | 07. M2-2 DDRII -1 | 31 | 31. CK51 CORE / HT VREGS |
| 8 | 08. M2-2 DDRII -2 | 32 | 32. VRM |
| 9 | 09. M2-3 MISC | 33 | 33. VIA 1394 |
| 10 | 10. M2-4 Power | 34 | 34. LAN 88E1116 /88E3016 |
| 11 | 11. DDRII SDRAM DIMM1-2 | 35 | 35. Audio ALC655 ALC880 ALC850 |
| 12 | 12. DDRII SDRAM DIMM3-4 | 36 | 36. Audio Connector |
| 13 | 13. DDRII Terminator | 37 | 37. ACPIW83304 |
| 14 | 14. C51G_HT | 38 | |
| 15 | 15. C51G_VGA PCI-E | | |
| 16 | 16. C51G_POWER | | |
| 17 | 17. MCP51_HT PCI | | |
| 18 | 18. MCP51_SATA IDE RGMII | | |
| 19 | 19. MCP51_AC97 USB | | |
| 20 | 20. MCP51_POWER & VGA CONN | | |
| 21 | 21. PCI_E X16 Slot | | |
| 22 | 22. PCI SLOT 1 2 PCIEX1 | | |
| 23 | 23. SIO IT8712F | | |
| 24 | 24. IDE / Floppy / PS2 | | |

LEADTEK RESEARCH INC. ASSUMES NO RESPONSIBILITY FOR ANY ERRORS IN DRAWING THESE SCHEMATICS.
THESE SCHEMATICS ARE SUBJECT TO CHANGE AT ANY TIME WITHOUT NOTICE.
COPYRIGHT 2002 LEADTEK RESEARCH INC. .


| | | |
|---|------------------------|---------------|
|  | | |
| FOXCONN PCEG | | |
| Title | | |
| Cover | | |
| Size | Document Number | Rev |
| C | C51GM06 | A |
| Date: | Friday, April 14, 2006 | Sheet 1 of 38 |

C51GM06 Block Diagram





| | | | |
|--------|------------------------|---------------|---------|
| Title | | Block Diagram | |
| Size | Document Number | C51GM06 | |
| Custom | | Rev A | |
| Date: | Friday, April 14, 2006 | Sheet | 2 of 38 |

RESET MAP



CRUSH 51





PWR SWITCH




PWR CONN










MCP 51



POWER ON SCHEME




PWRBTN#



FOXCONN PCEG

| | | | |
|-------|------------------------|-----------------|---------|
| Title | | Reset Map | C51GM06 |
| Size | C | Document Number | |
| Date: | Friday, April 14, 2006 | Sheet | 3 of 38 |
| Rev | A | | |



| CPU VID TABLE | | | |
|---------------|--------|------------|--------|
| VID [4..0] | VDD | VID [4..0] | VDD |
| 0X00000 | 1.550V | 0X10000 | 1.150V |
| 0X00001 | 1.525V | 0X10001 | 1.125V |
| 0X00010 | 1.500V | 0X10010 | 1.100V |
| 0X00011 | 1.475V | 0X10011 | 1.075V |
| 0X00100 | 1.450V | 0X10100 | 1.050V |
| 0X00101 | 1.425V | 0X10101 | 1.025V |
| 0X00110 | 1.400V | 0X10110 | 1.000V |
| 0X00111 | 1.375V | 0X10111 | 0.975V |
| 0X01000 | 1.350V | 0X11000 | 0.950V |
| 0X01001 | 1.325V | 0X11001 | 0.925V |
| 0X01010 | 1.300V | 0X11010 | 0.900V |
| 0X01011 | 1.275V | 0X11011 | 0.875V |
| 0X01100 | 1.250V | 0X11100 | 0.850V |
| 0X01101 | 1.225V | 0X11101 | 0.825V |
| 0X01110 | 1.200V | 0X11110 | 0.800V |
| 0X01111 | 1.175V | 0X11111 | OFF |


| SMBUS ADDRESS MAP | | |
|-------------------|---------|-----------------|
| DEVICE | SMBUS # | ADDRESS |
| DIMM 0 | 0 | 1010 000 = 0X50 |
| DIMM 1 | 0 | 1010 001 = 0X51 |
| DIMM 2 | 0 | 1010 010 = 0X52 |
| DIMM 3 | 0 | 1010 011 = 0X53 |
| SIO | 1 | 0101 101 = 0X2D |
| PCI SLOT 1 | 1 | ARP |
| PCI SLOT 2 | 1 | ARP |
| TI 1394 | 1 | ARP |
| | A | ? |
| DDC BUS | B | ? |

| PCI INTERRUPT/IDSEL MAP | | | | | | | | |
|-------------------------|----------|---------|-----------|----------------|----------------|----------------|----------------|---------|
| BACK PANEL SLOT | PCI BUS# | DEVICE# | IDSEL PIN | PCI SLOT INTA* | PCI SLOT INTB* | PCI SLOT INTC* | PCI SLOT INTD* | REQ/GNT |
| VT8307 | 01 | 0X06 | 22 | P_INTZ* | | | | 1/1 |
| PCI 2 | 01 | 0X08 | 23 | P_INTW* | P_INTX* | P_INTY* | P_INTZ* | 2/2 |
| PCI 1 | 01 | 0X09 | 24 | P_INTX* | P_INTY* | P_INTZ* | P_INTW* | 3/3 |
| | | | | | | | | |


PCI DEVICE MAP

| DEVICE | PCI BUS# | DEVICE# | FUNCTION | DEVICE ID |
|-----------------|-------------------------|-----------|----------|-----------|
| MCP 51 | MCP51 LOGICAL PCI BUS 0 | 0X01-0X0F | -- | -- |
| MAC /MAC | 0 | XA | 0 | 0X0057 |
| PCI-PCI BRIDGE | 0 | X9 | 0 | 0X005C |
| SATA1 | 0 | X8 | 0 | 0X0055 |
| SATA0 | 0 | X8 | 0 | 0X0054 |
| IDE | 0 | X6 | 0 | 0X0053 |
| MODEM CODEC | 0 | X4 | 1 | 0X0058 |
| AUDIO CODEC | 0 | X4 | 0 | 0X0059 |
| USB 2.0 | 0 | X2 | 1 | 0X005B |
| USB 1.1 | 0 | X2 | 0 | 0X005A |
| SHAPE TRIM | 0 | X1 | 2 | 0X005F |
| LDT | 0 | X0 | 0 | 0X005E |
| SMBUS2 | 0 | X1 | 1 | 0X0052 |
| LEGACY SLAVE | 0 | ? | ? | 0X00D3 |
| LPC | 0 | X1 | 0 | 0X0050/51 |
| LOGICAL PCI BUS | 1 | ? | ? | ? |
| PCI SLOT 1 | | | | |
| PCI SLOT 2 | | | | |
| PCI SLOT 3 | | | | |
| PCI SLOT 4 | | | | |
| PCI SLOT 5 | | | | |


SOT23




SOT23-5/SC70
SOT89-5




SOT23-6



SOT223






Layout: Add stitching caps if crossing plane split

HyperTransport Net Naming Convention

HT_"link driver"_"link receiver"_"function"_"polarity"_"number"



FOXCONN®

FOXCONN PCEG

| | | |
|----------------------------|-----------------------------------|---------------|
| Title | | |
| Athlon 64-1 HyperTransport | | |
| Size B | Document Number C51GM06 | Rev A |
| Date: | Friday, April 14, 2006 | Sheet 6 of 38 |


CPU Control & Debug Interfaces

See Note 1
Voltage translation to meet VIH min of regulator

Keep trace to resistors less than 1.5" from CPU pin

5-bit VID Implementation:
 VID4:0 connects to VID4:0 of regulator*
 VID5 should be left unconnected.
 VID1 should be pulled up to VDDIO for compatibility with future processors*
 Translation may be needed to meet the input requirements of the regulator inputs (See datasheet for processor Voh specs & regulator datasheet for Vih min requirements)

6-bit VID Implementation:
VID5:0 directly connects to VID5:0 of regulator.
VID1 should be pulled up to VDDIO for compatibility with future processors
NOTE: There is an incompatibility between the 5-bit VID code & 6-bit VID code x11111b. VID code 11111b is 0xFF for 5-bit VID controllers & a valid VID code for 6-bit VID controllers (011111b is 0.775V & 111111b is 0.375V). These are not planned to be trimmed by VID_{tr} for non-mobile processors so no adverse system implications will occur using a 5-bit VID or 6-bit controller in non-mobile implementations. Please see AMD Socket M2 Motherboard Design Guide, PID #33165 for more details.



Erratum 133, Revision Guide for AMD NPT 0Fh Processors

Layout: Place near CPU socket



| | | | |
|-------------------|------------------------|-------|---------|
| Title | | | |
| M2- 3 MISC | | | |
| Size | Document Number | | |
| C | C51GM06 | | |
| Date: | Friday, April 14, 2006 | Sheet | 9 of 38 |

Processor Power & Ground





VLDT_RUN_B is connected to the VLDT_RUN power supply through the package or on the die. It is only connected on the board to decoupling near the CPU package.

Bottomside Decoupling



Decoupling Between Processor and DIMMs
Place as close to processor as possible.

Decoupling Between Processor and DIMMs


Place near processor on VLDT pour.



DIMMB0




Layout: Place near DIMM sockets


**FOXCONN PCEG**


| | | | |
|----------------------|------------------------|---------|----------|
| Title | | | |
| DDR SDRAM DIMM 1 - 2 | | | |
| Size | Document Number | | Rev |
| C | | C51GM06 | A |
| Date: | Friday, April 14, 2006 | Sheet | 11 of 38 |


DIMMB1







DDR2 Termination









FOXCONN PCEG


File: MCP 6-777 & VGA Connector

Size: Document Number


C: C51GM06

Date: Friday, April 14, 2006

Sheet: 20 of 38





PLACE CAPS NEAR PEX CONNECTORS




FOXCONN®
FOXCONN PCEG

| | | |
|---------------------------|------------------------|----------------|
| Title | | |
| PCI Express Slot x16 & X1 | | |
| Size | Document Number | Rev |
| Custom | C51GM06 | A |
| Date: | Friday, April 14, 2006 | Sheet 21 of 38 |




Power On Strapping Options

| Symbol | value | Description |
|--------|----------|---|
| JP1 | KBCEN | 1 KBC is enabled. 0 KBC is disabled. |
| JP2 | KBC_IROM | 1 KBC's ROM is built in. 0 KBC's ROM is external. |
| JP3 | CHIP_SEL | -- Chip selection in configuration. |
| JP4 | BUF_SEL | 1 The output buffers of PCIRST1#, PCIRST2#, PCIRST3#, and PCIRST4# are enhanced open-drain. It will drive high about 10-20ns when the signal transits from low to high, and then Hi-Z. 0 The output buffers are push-pull. |
| JP5 | RTS2# | 1 Fan_Ctrl output default duty 100% 0 Fan_Ctrl output default duty 50 % |
| JP6 | SOUT2 | 1 VID pins threshold voltage select: Vih / Vil : 2.0 / 0.8V 0 VID pins threshold voltage select: Vih / Vil : 0.8 / 0.4V |




Note:
If 75232 is connected, please use 680 ohm to be the pull down resistor value. Since powered by 12V, 75232 has a very strong internal pull-up. It is hard to be pulled low. (Please see specification for detail of power on strapping setting)





The different function pins between IT8712F/I and IT8712F/H

| Pin | IT8712F/I | Pin | IT8712F/H |
|-----|-----------------------|-----|--------------|
| 5 | SOUT2/JP6 | 5 | SOUT2 |
| 20 | JSBB2/GP27/FAN_CTL4 | 20 | JSBB2/GP27 |
| 21 | JSBB1/GP26/FAN_CTL5 | 21 | JSBB1/GP26 |
| 22 | JSBCY/GP25/FAN_TAC4 | 22 | JSBCY/GP25 |
| 23 | JSBCX/GP24/FAN_TAC5 | 23 | JSBCX/GP24 |
| 36 | VIDVCC | 36 | LPCPD# |
| 48 | GP50/CLKRUN#/PCIRST5# | 48 | CLKRUN#/GP50 |
| 91 | VIN7/PCIRSTIN# | 91 | VIN7 |
| 95 | VIN3/ATXPG | 95 | VIN3 |

IR Connector




Reserved GPIO




Place C749 close to IT8712, and Do Not remove this 1uF Cap. of VREF.


POWER ON SCHEME



FOXCONN®

FOXCONN PCEG






PARALLEL PORT

2nd SERIAL PORT


SERIAL PORT



FOXCONN PCEG


| | | |
|--------------------------------|-----------------------------------|----------|
| Title Parallel / Gamr Port | | |
| Size C | Document Number C51GM06 | Rev A |
| Date Friday, April 14, 2006 | Sheet 25 of 38 | |

Voltage Monitor




Thermal Controller

Thermal Diode layout notice:
a. Place T.D. close to IT8712F/H.
b. Recommended trace widths & spacings is 10 mils.
c. Keep the trace away from; +12V, Fast data bus, CRTs.
d. Isolate GNDs, GND.




Peak fan current draw: 1.5A
Average fan current draw: 1.1A
Fan start-up current draw: 2.2A
Fan start-up current draw maximum duration: 1.0 second
Fan header voltage: 12V +/- 10%




CPU FAN



New FAN Header Definition
pin1. GND
pin2. +12V
pin3. Sense










BACK PANEL LAN/USB -> Near Connector




Connect to rear LAN/USB port







PLACE NEAR CONN



Acer F_USB3



FRONT PANEL USB



FOXCONN
FOXCONN PCEG

File
USB Connector

Size
C

Document Number
C51GM06

Rev
A



Date: Friday, April 14, 2006 Sheet 27 of 38

This is for BIOS socket BOM purpose



When low, prevents programming to the boot block sectors at the top of the device memory. When TBL# is high it disables hardware write protection for the top block sectors. This pin cannot be left unconnected.

BIOS TBL ENABLE
H DISABLE
L ENABLE DEFAULT


BIOS TBL ENABLE
1-2 DISABLE
2-3 ENABLE
DEFAULT




| RECOVERY HEADER | |
|-----------------|----------|
| JUMPER 1-2 | NORMAL |
| JUMPER REMOVED | RECOVERY |











U28_1



| | |
|---------------------|------------------------|
| | |
| FOXCONN PCEG | |
| Title | |
| Flash ROM | |
| Size | Document Number |
| Custom | C51GM06 |
| Date: | Friday, April 14, 2006 |
| Sheet | 28 of 38 |
| Rev | A |





FOXCONN®

FOXCONN PCEG

Title

ACPI / Mem VDD / Mem Vtt Vreg

Size
A


Document Number


C51GM06

Rev
A

Date: Friday, April 14, 2006

















Sheet 30 of 38

$$I_{oc} = (40\mu * R_{515} \text{ or } R_{514}) / (R_{on} \text{ of } Q_{19})$$






```
Did not support S3
wake-up
```





Hardware Configuration: See config_0:4

1. PHY address:00001
2. ENA_XC:Enable Auto-Crossover
3. RGMII_TX:Transmit clock not internally delayed
4. RGMII_RX:Receive clock transition when data transitions
5. Advertise all capabilities






BACK PANEL (LAN + 2 USB SLOT)
 USE CONNECTOR(Foxconn P/N: JFM38U1A-21U5-4N) WITH GIGABIT DESIGN
 USE CONNECTOR(Foxconn P/N: JFM25U13-01U5W) WITH 10/100 DESIGN

ACTIVE LED
 GREEN = LINK UP
 BLINKING = TX/RX ACTIVITY

LED caps. should be placed next to connector

| | |
|------------------------------|--------------------------------|
| | |
| LAN 88E116/3016 | |
| Size C | Document Number C51GM06 |
| Date: Friday, April 14, 2006 | Sheet 34 of 38 |



The schematic diagram illustrates the FRONT AUDIO HEADER circuitry. It includes several input sections:

- MIC Section:** Features three inputs: MIC2-VREFO, MIC2-L, and MIC2-R. These are connected through various resistors (R541=2.2K, R541=0, R541=0) and capacitors (CE20D50H110, CE20D50H110) to op-amp buffers (BAT54A, EC61, EC62).
- LINE Section:** Includes LINE2-R and LINE2-L inputs, which pass through capacitors (CE20D50H110, CE20D50H110) and resistors (R688, R687) to another set of op-amp buffers (D26, BAT54A).
- AUD Section:** Shows AUD-FRONT-R and AUD-FRONT-L inputs connected directly to the header pins.

The central part of the diagram shows the connection points for the audio signals, including a section labeled "Place near AUDIO header". This area contains components like R539, R540, R541, R542, R543, R544, R545, R546, R547, R548, R549, R550, R551, R552, R553, R554, R555, R556, R557, R558, R559, R560, R561, R562, R563, R564, R565, R566, R567, R568, R569, R570, R571, R572, R573, R574, R575, R576, R577, R578, R579, R580, R581, R582, R583, R584, R585, R586, R587, R588, R589, R590, R591, R592, R593, R594, R595, R596, R597, R598, R599, R600, R601, R602, R603, R604, R605, R606, R607, R608, R609, R610, R611, R612, R613, R614, R615, R616, R617, R618, R619, R620, R621, R622, R623, R624, R625, R626, R627, R628, R629, R630, R631, R632, R633, R634, R635, R636, R637, R638, R639, R640, R641, R642, R643, R644, R645, R646, R647, R648, R649, R650, R651, R652, R653, R654, R655, R656, R657, R658, R659, R660, R661, R662, R663, R664, R665, R666, R667, R668, R669, R670, R671, R672, R673, R674, R675, R676, R677, R678, R679, R680, R681, R682, R683, R684, R685, R686, R687, R688, R689, R690, R691, R692, R693, R694, R695, R696, R697, R698, R699, R700, R701, R702, R703, R704, R705, R706, R707, R708, R709, R710, R711, R712, R713, R714, R715, R716, R717, R718, R719, R720, R721, R722, R723, R724, R725, R726, R727, R728, R729, R730, R731, R732, R733, R734, R735, R736, R737, R738, R739, R740, R741, R742, R743, R744, R745, R746, R747, R748, R749, R750, R751, R752, R753, R754, R755, R756, R757, R758, R759, R760, R761, R762, R763, R764, R765, R766, R767, R768, R769, R770, R771, R772, R773, R774, R775, R776, R777, R778, R779, R780, R781, R782, R783, R784, R785, R786, R787, R788, R789, R790, R791, R792, R793, R794, R795, R796, R797, R798, R799, R800, R801, R802, R803, R804, R805, R806, R807, R808, R809, R810, R811, R812, R813, R814, R815, R816, R817, R818, R819, R820, R821, R822, R823, R824, R825, R826, R827, R828, R829, R830, R831, R832, R833, R834, R835, R836, R837, R838, R839, R840, R841, R842, R843, R844, R845, R846, R847, R848, R849, R850, R851, R852, R853, R854, R855, R856, R857, R858, R859, R860, R861, R862, R863, R864, R865, R866, R867, R868, R869, R870, R871, R872, R873, R874, R875, R876, R877, R878, R879, R880, R881, R882, R883, R884, R885, R886, R887, R888, R889, R890, R891, R892, R893, R894, R895, R896, R897, R898, R899, R900, R901, R902, R903, R904, R905, R906, R907, R908, R909, R910, R911, R912, R913, R914, R915, R916, R917, R918, R919, R920, R921, R922, R923, R924, R925, R926, R927, R928, R929, R930, R931, R932, R933, R934, R935, R936, R937, R938, R939, R940, R941, R942, R943, R944, R945, R946, R947, R948, R949, R950, R951, R952, R953, R954, R955, R956, R957, R958, R959, R960, R961, R962, R963, R964, R965, R966, R967, R968, R969, R970, R971, R972, R973, R974, R975, R976, R977, R978, R979, R980, R981, R982, R983, R984, R985, R986, R987, R988, R989, R990, R991, R992, R993, R994, R995, R996, R997, R998, R999, R1000, R1001, R1002, R1003, R1004, R1005, R1006, R1007, R1008, R1009, R1010, R1011, R1012, R1013, R1014, R1015, R1016, R1017, R1018, R1019, R1020, R1021, R1022, R1023, R1024, R1025, R1026, R1027, R1028, R1029, R1030, R1031, R1032, R1033, R1034, R1035, R1036, R1037, R1038, R1039, R1040, R1041, R1042, R1043, R1044, R1045, R1046, R1047, R1048, R1049, R1050, R1051, R1052, R1053, R1054, R1055, R1056, R1057, R1058, R1059, R1060, R1061, R1062, R1063, R1064, R1065, R1066, R1067, R1068, R1069, R1070, R1071, R1072, R1073, R1074, R1075, R1076, R1077, R1078, R1079, R1080, R1081, R1082, R1083, R1084, R1085, R1086, R1087, R1088, R1089, R1090, R1091, R1092, R1093, R1094, R1095, R1096, R1097, R1098, R1099, R1100, R1101, R1102, R1103, R1104, R1105, R1106, R1107, R1108, R1109, R1110, R1111, R1112, R1113, R1114, R1115, R1116, R1117, R1118, R1119, R1120, R1121, R1122, R1123, R1124, R1125, R1126, R1127, R1128, R1129, R1130, R1131, R1132, R1133, R1134, R1135, R1136, R1137, R1138, R1139, R1140, R1141, R1142, R1143, R1144, R1145, R1146, R1147, R1148, R1149, R1150, R1151, R1152, R1153, R1154, R1155, R1156, R1157, R1158, R1159, R1160, R1161, R1162, R1163, R1164, R1165, R1166, R1167, R1168, R1169, R1170, R1171, R1172, R1173, R1174, R1175, R1176, R1177, R1178, R1179, R1180, R1181, R1182, R1183, R1184, R1185, R1186, R1187, R1188, R1189, R1190, R1191, R1192, R1193, R1194, R1195, R1196, R1197, R1198, R1199, R1200, R1201, R1202, R1203, R1204, R1205, R1206, R1207, R1208, R1209, R1210, R1211, R1212, R1213, R1214, R1215, R1216, R1217, R1218, R1219, R1220, R1221, R1222, R1223, R1224, R1225, R1226, R1227, R1228, R1229, R1230, R1231, R1232, R1233, R1234, R1235, R1236, R1237, R1238, R1239, R1240, R1241, R1242, R1243, R1244, R1245, R1246, R124

SPDIF_01

Header_1X4_2

SPDIF_OUT_L


R553 R6063 0 +5%

R554 R6063 0 +5% dummy

SPDIF_OUT 35

CHIP_SPDIF0 19

Default use nVIDIA "Chip_SPDIF0" if use nVIDIA audio driver



12/14
(1)Add R365,R323,R204,R191,R196,C852,C160,U14,R444,R448,R329
(2)Delete R368,R500,R332,R189
(3)Change R496,R495---->4.7k
(4)Change R374----->562ohm
(5)Add Q48,Q49,Q50,Q51,Q52,Q53,R657,R658,R659,R660,R661,R662

12/15
(1)Add EC68,R503,R666
(2)Delete R498,R499,R497,R509,R511,R510
(3)change page 13 RN to 0402

12/19
(1)Change R658,R660,R662 to 1kohm
(2)dummy R220,R221,R152,J4,RN8,RN9
(3)Add C20,C21,C22,D5,D10,C829,C830,R137,R667,R668,R669,R670
(4)change RN26,RN30,R300,R297,R113,R112 to Oohm
(5)FWH_TBL* change gpio pin

12/21
(1)dummy R613,Q2,R653,EC10,R45,U1,R17,R16,Q1
(2)ADD RN31,Q119,R654,R118

12/22
(1)dummy EC68,C734,C732,R638
(2)add C192,D29,F9

12/27
(1)dummy C281,C333,C332,C280,C273

